

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

## 

Bib Data Sheet

**CONFIRMATION NO. 7491** 

Dib Data Sheet				_				
SERIAL NUMBER 10/697,357	FILING DATE 10/29/2003 RULE	CLASS 716		GROUP ART UNIT 2825		ATTORNEY DOCKET NO. 03-1772 81610		
APPLICANTS								
Viswanathan Lakshmanan, Thornton, CO;								
Richard D. Blinne, Ft. Collins, CO; Jonathan P. Kuppinger, Windsor, CO;								
がっていていいいの DATA **********************************								
** FOREIGN APPLICATIONS *********************** Իլոր Իլոր Իլոր Իլոր Իլոր Իլոր Իլոր Իլոր								
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 01/30/2004								
Foreign Priority claimed			STATE OR	SHEETS	TOTAL		INDEPENDENT	
35 USC 119 (a-d) conditions met yes no Met after Allowance Verified and Acknowledged Exampler's Signature Initials		llowance (U) tials	COUNTRY CO_	DRAWING 3		AIMS 14 /	CLAIMS 2	
ADDRESS 24319 LSI LOGIC CORPORATION 1621 BARBER LANE MS: D-106 MILPITAS , CA 95035								
TITLE Method of partitioning an	integrated circuit design fo	or physical	design verificatio	on				
					All Fees			
FILING FEE FEES	: Authority has been given		1.16 Fees ( Filing )					
No RECEIVED No	to charge/credit for following:		1.17 Fees ( Processing Ext. of time )  1.18 Fees ( Issue )					
770		- I	Other					